Mapping a quantum algorithm to any practical large-scale quantum computer will require a sequence of compilations and optimizations. At the level of fault-tolerant encoding, one likely requirement of this process is the translation into a topological circuit, for which braided circuits represent one candidate model. Given the large overhead associated with encoded circuits, it is paramount to reduce their size in terms of computation time and qubit number through circuit compression. While these optimizations have typically been performed in the language of 3-dimensional diagrams, such a representation does not allow an efficient, general and scalable approach to reduction or verification. We propose the use of the ZX-calculus as an intermediate language for braided circuit compression, demonstrating advantage by comparing results using this approach with those previously obtained for the compression of |A and |Y state distillation circuits. We then provide a rough benchmark of our method against a small set of Clifford+T circuits, yielding compression percentages of ∼ 77%. Our results suggest that the overheads of braided, defect-based circuits are comparable to those of their lattice-surgery counterparts, restoring the potential of this model for surface code quantum computation.
I. INTRODUCTION
Quantum computers hold the promise of finding solutions to problems that cannot be efficiently treated using the general classical model of computation [1] [2] [3] . Given the potential advantages this technology has to offer, and its latest developments [4] , global efforts are currently focusing on the design of practical large-scale quantum computer architectures that will allow for a real quantum advantage [5] . On the software side, a common element to those designs is the need to specify a quantum compilation process. As in classical computers, a complete stack of consecutive translations is needed in order to map an arbitrary quantum algorithm into a reduced set of machine operations (see Figure 1 ). We identify that the general question of parsing a quantum problem from a high-level description into machine language for largescale applications needs to involve at least three compilations. At the highest level of abstraction, the quantum algorithm is written in a human-readable language and the first compilation generates a quantum circuit from a reduced set of universal quantum gates. The second compilation is in charge of making the computation robust to errors and thus requires the inclusion of quantum error correction methods. At the lowest level, the faulttolerant circuit has to be translated into a sequence of hardware-specific classical instructions (e.g. sequence of microwave pulses) that leads the machine to effectively perform the desired computation.
A major challenge in the realization of a large-scale quantum computer is related to the redundancy required by the error-correction codes and their need of large numbers of physical qubits. One of the most promising error * These authors contributed equally to the preparation of this manuscript.
correcting codes, offering accuracy threshold values of ∼ 1%, is the surface code [6] [7] [8] . Depending on the way the logical qubits are encoded in the surface code the type of operations applied to the physical qubits will differ leading to two main models of computation: braiding (defect-based encoding) [5] and lattice surgery (planarbased encoding) [9] . Each of these is represented as a different 3D diagram that keeps track of the operations (braiding, deformation and merging/splitting) that need to be applied between the logical degrees of freedom of each representation. Given that for large-scale purposes any arbitrary optimized non-error corrected circuit will likely need to be translated into a topological one, the optimization of such intermediate circuit will be paramount in order to reduce its associated resources and therefore relax the physical demands of the quantum device.
Motivated by the search for low-overhead errorcorrected circuits to bring forward the regime of quantum practicality, we here focus on the compression of defect-based topological quantum circuits. Given such a circuit, we want to reduce the resources associated with the circuit volume, i.e. the time and number of defects (and therefore, physical qubits). These optimizations have typically been performed in the language of 3-dimensional diagrams [10, 11] . However, due to the complicated nature of large circuits expressed in this representation, it is difficult to intuit and keep track of transformation rules. Importantly, this representation provides no strategy to ensure the independence of errors arising from different local gates in distillation circuits or to verify such circuits beyond Clifford-group subsegments. We here instead propose the use of the ZXcalculus representation [12] as an alternative language for braided topological circuit optimization. The ZXcalculus clarifies our intuition about topological transformations and provides a straightforward method for the verification of error independence and therefore fault-arXiv:1912.11503v1 [quant-ph] 24 Dec 2019 tolerance [13] . Importantly, we show how the primitive elements of the ZX-calculus can be mapped directly to elements of a topological circuit each requiring specified resources. Therefore using this route we can optimize the circuit with the ZX-calculus and then convert back to the 3D representation to apply final arrangements and trivial transformations for a further packing of the braids. We demonstrate how this approach allows the compression of general braided circuits, observing reductions of up to ∼ 77%. We also demonstrate that the resources required for these reduced braided structures are comparable to those obtained for circuits based on lattice-surgery.
Following an introduction to braided circuits (Section II) and the ZX Calculus (Section III), we demonstrate the use of the ZX Calculus as an intermediate language for circuit reduction with two exemplar magic state distillation circuits in Section IV. We next present a wider range of compression results and discuss the potential of hybrid braid and lattice-surgery approaches in Sections V and VI respectively. Finally, in Section VII we discuss the implications of our results in the broader context of quantum circuit compilation.
FIG. 1: General compilation stack of a large-scale
quantum computer architecture.
II. BRAIDED CIRCUITS
The surface code is one of the most promising error correction codes for large-scale quantum applications. Here we focus on the more specific braided circuit model. 3D diagrams are typically used to represent the behaviour of defects opened in the surface code as they interact across time. In such representations, we ignore the individual physical qubits that make up the surface code lattice, and represent the defect regions as pipes of appropriate relative width [11, 14] . These pipes are either light (primal) or dark (dual), and wind around one another in threedimensions such that a two-dimensional cross-section of the structure displays the locations of the defect regions at a point in time. In Figure 2 we show a small circuit implementing braided CNOT gate between two primal qubits (with a dual qubit as intermediary).
FIG. 2:
Example of a small quantum circuit performing a CNOT gate in the diagram, 3D and ZX-Calculus representations. Below, snapshots of the braiding process (note corrections are not shown): a) Two primal qubits initialised in the |+ and |0 states, and a dual qubit, initialised in the |+ state (the initial split operation for the dual qubit initialization is omitted) b) The dual defect braids with the first primal qubit. c) A merge operation between the two defects of the first primal qubit projects its state onto the dual qubit, and the merged defect is used to re-initialise the primal qubit in the |0 state. d, e) Braided interaction between the dual qubit and both primal qubits performs a CNOT gate with two targets. f) A merge operation between the two defects of the dual qubit measures it in the X-basis, so that the total operation corresponds to a CNOT from the first primal qubit to the second.
A. Circuit Reduction
As a consequence of the tremendous progress in quantum technologies over the last decade, efforts have now focused on the reduction of the resources associated with large error-corrected quantum circuits. We may divide topological circuit reduction into three categories: gate efficiency, static reduction, and dynamic reduction. The first, gate efficiency, involves the discovery of new and more efficient methods for implementing quantum gates on encoded information. Examples of this first type are measurements based on merging and splitting [15] , as opposed to isolating regions of the lattice as if they were independent planar codes [16] . Another example is the implementation of the CNOT gate, which may be performed via braiding as mentioned above, but has also been performed via teleportation-inspired 'junctions' [17] . The second type, static reduction, is circuit reduction in its usual form; given a set of gates and transformation rules or identities, we seek to re-arrange the elements of the circuit so that it occupies a smaller resource-time volume. Examples are the direct 'compaction' of defect pipes [11] , the use of 'bridging' to eliminate redundant portions of the circuit [10] , or the selective arrangement of the components of magic state distilleries [18] . The dynamic element of circuit reduction, in contrast to the static element, seeks less to reduce any single circuit and more to find an approach that can be applied to any circuit to reduce the overhead costs associated with information received at run-time. One example is the use of online-scheduling [19] , while another is the use of selective-route teleportation [20] to fix the time-cost of a circuit with probabilistic elements.
One approach that has been used to simplify the reduction (and partial verification) of topological quantum circuits is the 'ICM' representation [21] . This representation first divides the circuit into the three distinct phases of 'initialisation', 'CNOT gates', and 'measurement'. Once this has been achieved, and making use of selective-route teleportation to fix the form of the circuit, the CNOT-restricted segment of the circuit can be reduced and verified with 'stabiliser' [22] and 'correlationsurface' methods [23] .
We here restrict ourselves to the static reduction of general quantum circuits; we will not make use of the ICM representation or related techniques on restricted circuit classes. As in previous works, we assess the circuit compression in terms of reducing the volume of an imaginary bounding box that surrounds the 3D structure. This volume, in units of the code distance 'd', has a direct correspondence with both the number of necessary physical qubits and the total computation time.
III. THE ZX-CALCULUS
The ZX-Calculus is a tensor-network-based diagrammatic language introduced by Coecke and Duncan [24, 25] that allows for a high level and intuitive representation of pure state qubit quantum processes. This representation is universal and complete for Clifford+T quantum mechanics [26, 27] , of direct concern to surfacecode quantum computing, and provides a complete set of rewrite rules for reasoning about equivalent diagrams. The application of the ZX-Calculus has proven fruitful in the representation of surface codes with lattice surgery [28] , for design and analysis of topological quantum algorithms [29] , and as a method for reducing the number of T-gates in a quantum circuit [30] .
By convention, ZX diagrams are read timewise from left (inputs) to right (outputs). They are connected, undirected graphs, with edges representing single qubits and labelled green (red) nodes representing transformations and measurements of these qubits in the Z (X) basis (see Figure 3 ). Nodes may have many edges and are referred to as spiders, and additionally a yellow box is used as short-hand to represent the single-qubit Hadamard gate. Placing elements above and below one another denotes their tensor product (⊗), while connecting nodes denotes their composition (•). The circuit is preserved under any bending, stretching or twisting of wires; nodes may be rearranged as long as the elements and connectivity of the diagram are conserved (graph isomorphism). Qubit initialisation and projective measurement are common operations represented as shown in Figure 3 . In Figure 4 we outline the axioms needed for Clifford completeness. Each of these rewrite rules holds under the exchange of red and green nodes or when the diagrams are reflected. The original axioms include disconnected components ("scalars") to normalize equivalent structures [31] . These scalars do not affect the connec- tivity of the diagram, and we may therefore ignore them in our resource estimates. However, it should be remembered that probabilistic elements and associated corrections remain present.
Our approach to compression relies on the translation of our circuit into this graph representation. The initial translation is straightforward when the circuit is expressed in Clifford+T form. Following translation, we can apply selected rewrite rules to reduce the total number of green and red nodes, related to the number of necessary logical qubits, and yellow boxes, representing Hadamard gates.
A. Translating from the ZX Calculus to the 3D Topological Representation
Having obtained a reduced ZX-calculus graph, we are faced with the task of translating this result back into a 3D topological encoded quantum circuit. In contrast to planar lattice surgery [28] , the problem of correspondence between elements presents a problem unique to defect qubits: the basis of a merge or split (present in red and green spiders) is determined by the type of defect (primal or dual), so that some conversion must take place between adjacent ZX nodes in distinct bases. To overcome this challenge we propose a new interpretation of the ZX graph: for braided logic, we view the nodes of a ZX graph as qubits (with red nodes as primal defect pairs and green nodes as dual defect pairs), and the edges as braided interactions between these qubits (see Figure 5 ). Our new interpretation is possible only because the ZX-calculus assumes positive-parity measurements at mergepoints (or applies corrections), such that parities propagate onto the output. Note that, due to constraints on inter-defect distances, the number of edges still forms a lower bound on the surface area enclosed by defect loops. We do suspect however that the computational cost associated with problem of defect arrangement should be reduced along with the number of qubits.
Considering all nodes of degree one or two as local operations or state injections, several axioms of the ZXcalculus now take on familiar forms as transformations of topologically encoded circuits. For example, the πcopy rule describes the propagation of correlation surfaces [23] , while the Hopf rule for edge pairs between adjacent nodes becomes the parity of the winding number in the braided circuit: trivial when even. The S1 and B2 rules are non-trivial; the S1 rule is particularly counter-intuitive as it seems to indicate that two interlocking loops of the same type can be identified. We emphasise that this is due to the relationship of correction operations among loops, as in a dual-mediated CNOT gate, rather than due to the bases of the operators alone. These correction-relationships are not represented in the 3-dimensional diagrams of topological quantum circuits, and so cannot correspond to an identity in this picture.
IV. EXEMPLAR CIRCUITS
We are now equipped to apply the compression method described in Section III to some relevant exemplary circuits. For this we have chosen two important elements of FIG. 5: Translation example. a) Partial ZX circuit illustrating a typical connected red spider node. b) Expansion of the same circuit through the application of the S1 rule leading to a set of CNOT gates, initialisations, and measurements. CNOT gate identification allows us to reduce the number of merge and split operations (and associated qubits) through braiding. c) Associated 3D encoded circuit where the primal defect is identified with the red spider node. The identification of spider nodes with closed loops allows the nodes of the ZX graph to be interpreted as qubits (in lieu of edges).
many large quantum circuits: Y-state distillation for the application of the π/4 gate and A-state distillation for the application of the π/8 gate. Though the search for lowoverhead state distillation circuits is ongoing [32] [33] [34] [35] [36] [37] [38] , we focus here on the simple cases where the 15-qubit Reed-Muller code is used for A-state distillation and Steane's code for the Y-state. These circuits have not only been chosen due to their critical importance in surface code quantum computation but also because they allow us to compare our method to the one presented in [15] . The surface code allows the σ X , σ Z , Hadamard, and CNOT gates transversally. To achieve a universal quantum gate set we may add the π/8 gate. The current method of achieving this gate was proposed by Bravyi and Kitaev in 2005 [39] and makes use of gate teleportation [40] [41] [42] . The key is that the ancillary state containing information about the gate is a known state, the A-state. This means we can use an error detection protocol to improve its fidelity to levels consistent with other logical qubits before applying its effects via teleportation. Such ancillary states are referred to as magic states. Importantly, Bravyi and Kitaev showed that only Clifford gates {H, π/4, CN OT } were required in the distillation protocol. Further, while π/4 gates are required for Astate distillation, only σ z gates are required to play the equivalent role for π/4 gates in Y-state distillation.
The teleported gates are achieved in 3D topological circuits via state injection. This procedure measures the two-qubitX 1X2 operator through a merge operation. On a parity result of zero the phase is inherited by the target, while on a parity result of one a corrective phase rotation with double the target angle is required. To perform the projectiveX 1X2 measurement in a 3D topological quantum circuit, the single qubit on which a faulty π/4 or π/8 gate is initially applied must be 'grown' [8, 15, 16, 43] into a defect pair so that a merge operation with the target can be performed. This growth is represented diagrammatically as a pair of pyramidal structures emerging in opposite directions from a point. In this paper we use the convention that such pyramidal structures are coloured red for π/8 gates, and green for π/4 gates.
A. |Y distillation circuit
In surface code quantum computing, the Y-state, √ 2|Y = |0 + e iπ/2 |1 , is used to implement the phase (π/4) gate via gate teleportation. Even though this gate does not form part of the universal set of gates, a possible phase-gate correction is required for every application of the π/8 gate. The Y-state distillation subcircuit is therefore expected to be ubiquitous in quantum computing, and its reduction is desirable. The preparation of the high-fidelity Y-state is achieved via one of a series of distillation codes. For simplicity, here we focus on the most straightforward of these, the direct application of the Steane quantum error correction code in a new logical layer (see Figure 6 -a).
Mapping the Y-state distillation circuit to the 3D representation is straightforward, as it only involves CNOT and phase gates (see Figure 6 -b). CNOT gates are represented as dual defects braiding the target primal qubits, while phase gates are performed through state injection, as described above. Similarly, we can represent the original circuit in the ZX language (see Figure 6 -d). CNOT gates are then represented as a connected pair of green (control) and red (target) nodes between appropriate qubit wires, while phase gates are represented as green nodes with phase labels.
Circuit Reduction
Through application of rules S1 and S2, we are able to reduce the ZX diagram for the Y-state distillation cir- cuit to that of Figure 6 -e. It is important not to break the protection of the Steane code by over-optimizing the ZX diagram. To ensure the code structure is maintained, we can validate the code through the application of the π-copy rule. This rule allows us to easily visualize how π errors propagate forward through the diagram in time [13] to check whether the code still provides a unique syndrome for each correctable error. Once the ZX diagram is reduced, and aided by the interpretation introduced in Section III A, we are ready to translate the reduced |Y distillation circuit back to the braided representation. The ZX diagram does not provide any information about the time/space direction of the sub-diagram that sits between the inputs and outputs. Therefore, nodes can be arranged anywhere in a 2D plane so long as the connectivity is preserved. When translating to the 3D representation, this means we must decide how to arrange the braided components in space and time, selecting a causal structure. In general, these decisions will depend on the relative costs associated with time and physical qubit number.
Translating the reduced Y-state distillation circuit, we obtain the 3D topological circuit shown in Figure 6 -c. The dimensions of this circuit in units of the code distance, d, are 2 × 4 × 4, for a total volume of 32. This compares with a direct translation from the circuit dia-gram ( Figure 6-a) , for which we obtain a circuit of dimensions 1.5 × 8 × 9, for a total volume of 108. We note that, though the circuit is too small to give a sense of the general trade-off between qubits and time, we are still free to re-orient the circuit to emphasise one or the other resource. In this case, simple re-orientation allows either a 4-timestep, 8-qubit circuit or a 2-timestep, 16-qubit circuit.
Prior Result
The Y-state distillation circuit is a natural initial test for any reduction procedure, and in 2012 Fowler and Devitt [44] addressed it to propose the 3D transformation rule 'bridging'. The size of the circuit thus obtained was 2 × 1.5 × 3 for a volume of 9. Clearly this is smaller than the 32-volume circuit we were able to obtain, and we now address the sources of this discrepancy.
The first of the differences between the two methods arises in the encoding of qubits in 3D space; braided circuits typically encode qubits in local defect pairs, forming a subsystem code and ignoring additional 'gauge' degrees of freedom. This encoding decision is enforced for all transformations from a ZX-graph to a 3D circuit, just as it would be for any other intermediate representation.
The 3D bridging transformation proposed by Fowler and Devitt, however, breaks this restriction, and is therefore able to encode a greater amount of information in the same space. It remains an interesting open question what restrictions apply to the use of these additional degrees of freedom in translation from the ZX-language, and we intend to investigate this point further in a forthcoming paper.
The second difference between the result of Fowler and Devitt and our own is that we have placed limits on the circuit reduction that were not present in their work. These limits maintain the independence of error syndromes for the Steane code, and preserve the basis of the output state. Following a set of single-qubit operators in the result of Fowler and Devitt, we draw two important conclusions: firstly, errors from injected gates no longer result in independent syndromes, so that the order of detectable operations and the logical gate fidelity of the Steane code are reduced; secondly, the final state is in a basis orthogonal to the |Y state -a consequence of swapping the basis of the code -so that a trailing Hadamard gate and additional volume of 6.75 will be necessary, though this is not shown. This difference highlights the importance of the procedure provided by the ZX-calculus for verifying error independence, and we expect this to become more relevant as circuit sizes increase.
B. |A distillation circuit
Having established that the ZX-Calculus can be used to reduce and verify the ubiquitous Y-state distillation sub-circuit, let us now turn to the more expensive problem of A-state distillation for the π/8 gate. The A-state, √ 2|A = |0 +e iπ/4 |1 , is used to implement the π/8 gate, the most common final element of a universal quantum gate set incorporating also the Clifford gates (CNOT, X, H, and S). Once again, there are a number of distillation codes that could be chosen, and for simplicity we focus on the most conceptually simple: the direct application of the 15-qubit quantum Reed-Muller code, depicted in Figure 7 -a.
Circuit Reduction
The ZX-calculus axioms shown in Figure 4 are complete only for the Clifford gates. To achieve a complete set of axioms for the Clifford+T gate set, several additions must be made [26, 27] . While it would be possible to identify structural identities corresponding to these additional axioms, their complexity makes their manual discovery and application difficult. Fortunately for our example, we are forearmed with knowledge of the quantum Reed-Muller code structure and we know that it will not be possible to reduce the number of T-gates without breaking the structure of the code, and so in this case we need not attempt to apply the remaining axioms. Once again, through application of S1 and S2, we have been able to considerably reduce the complexity of the ZX diagram for the |A distillation circuit as shown in Figure 7-e.
Prior Result
As for the Y-state in Section IV A 2, a reduced 3D structure for the A-state distillation circuit was given in [44] . For this circuit, however, the reduction that was achieved with the topology preserving transformations in 3D space was more limited, achieving a reduced volume of 15.5×5.5×2.5 = 213.125, or a 32% reduction. In stark contrast to the previous example of Y-state distillation, the 125-volume circuit we obtain for A-state distillation is a further 41% smaller than the previously reduced circuit, for a total reduction of 65%. Equipped with the identified correspondence between the transformation rules in the 3D and ZX representations, we notice that this limited reduction was a result of the presence of π/8 gates; the 3D transformation rules are a subset of Clifford-complete axioms, but are not sufficient to deal with the Clifford+T gate set. The π/8 gates therefore served to partition the circuit, limiting applicable structural transformations.
V. BENCHMARKING WITH GENERAL CIRCUITS
So far we have seen the application of the ZX-Calculus to circuit-reduction and verification in two examples: the Y-state and A-state distillation circuits. To show the generality of our approach, we have selected a small set of arbitrary Clifford+T circuits as benchmarks to assess the performance of our circuit optimization method. In Table I , in addition to the distillation circuits, we outline four circuits with their respective original volumes in the 3D representation, (Vol init ), and the reduced volume after application of ZX-Calculus, (Vol opt ). Our results show compression percentages of up to ∼ 77%, giving a very promising indication of the viability of our method for braided circuit compression against other approaches. The corresponding 3D structures of such circuits before and after optimization are shown in Fig. 8 . To account for fault-tolerance, the volume-costs of magic state distillation for T-gates should be added to the total volume of these additional circuits. In such cases, that sum would represent an upper bound, as the reduction of a larger ZX graph including the distillation circuits for the S and T gates could potentially yield a smaller structure than the simple sum of the separate volumes. 
VI. FURTHER PACKING AND LATTICE-SURGERY
While most of our compression is attained at the level of reduction of the ZX diagram, when translating back to the 3D representation we have some freedom in the way we arrange the braids in space. This arrangement depends on their connectivity, so that an optimal packing of the structure allows us to further reduce the volume. In addition, we can reinterpret some parts of our reduced ZX-graph as merge and split operations between defects analogous to lattice-surgery. Whether it is advantageous for volume reduction to interpret a node as a braid loop or as such a defect-surgery operation depends on the arrangement of the surrounding geometric structure. Note that the ZX spider rule (S1) allows us to divide a single node into 'braid' and 'surgery' regions. The surgery approach was in fact applied in the compression of the |A distillation circuit from Fig. 7 , and is implicit in our decision to treat degree-one and degree-two nodes as local operations or state injections. show the scaled structure to be compared with the initial non-reduced circuit and then a blow-up for detail.
To date, the most efficient T-gate distillation circuit is the |CCZ -catalyzed 2|T lattice-surgery based circuit [46] , with a volume of 110. After we apply our compression method to the same initial circuit and pack the resultant structure we get a volume of 70 (see Fig. 9 ). For a fair comparison between the distance measures of these two approaches we should rescale our volume by a factor of 25/16 to account for the defect diameter, so that we obtain 109. Such numbers tell us that braid-based surface code computation should not be lightly dismissed in favor of lattice-surgery, despite previous suggestions of increased storage costs [47] . Instead, a hybrid approach to the compilation of fault-tolerant quantum circuits seems promising.
FIG. 9: a) Reduced ZX diagram for the |CCZ -catalyzed 2|T factory from [46] . b) Corresponding 3D structure after packing and applying the hybridized approach for braiding and defect-surgery discussed in Section VI.
VII. CONCLUSIONS
Although quantum computers are still far from maturity, early proof-of-principle experiments demonstrating quantum advantage have already been achieved [4] . This sets the focus now on the pursuit of quantum practicality for large-scale applications. To achieve this, quantum error correction must be incorporated, adding large overheads in terms of qubit number and time relative to preceding near-term devices. In this context it becomes critical to reduce the size of fault-tolerant quantum circuits during compilation.
We have presented a new approach to the problem of compressing braided quantum circuits using the ZX-calculus as an intermediate language. The use of this representation not only allows easy manipulation of the circuit but also makes straightforward the verification of the structure of higher-level error correction codes as well as the correctness of the computation for Clifford subcircuits. We have applied our compression method to arbitrary Clifford+T circuits, including ubiquitous magic state distilleries, reaching reduction percentages of up to ∼ 77%. Further, in addition to our observed volume reductions in units of distance, the smaller size of the circuits should reduce the required logical error rate and the associated code distance itself. Quantities for the code distance cannot be estimated without a knowledge of the specific error channels and the structure of the larger quantum computation in which the circuit is embedded. However, we expect significant resource reductions at the physical qubit level, especially for those sub-circuits such as magic state distilleries for which errors are heralded and the circuits can be rapidly repeated.
With compression rates as reported in this paper, overheads of braided, defect-based circuits are comparable to those obtained for their lattice-surgery counterparts. Our results therefore open space for skepticism of prior assumptions of the superiority of lattice-surgery over braiding. Indeed, in our own results we have found that the best route has consisted of a hybridisation of these approaches. This work therefore opens a new direction for the compilation of surface code based quantum computation.
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